





- Introduction
- Review material (timing and synthesis)
- Introduction to placement
- Placement algorithms (skip)
- Paradigms for placement-synthesis integration
- Placement aware synthesis techniques (skip)
- Congestion avoidance / mitigation techniques
- Routing optimization

Jan. 2003















	IBM ASIC Supplier #1 since 1999 Dataquest 96-02								
	1996	1997	1998	1999	2000	2001			
1	NEC	NEC	Lucent	IBM	IBM	IBM			
2	LSI Logic	IBM	IBM	Lucent	Lucent	Lucent			
3	Fujitsu	Lucent	NEC	NEC	LSI Logic	LSI Logic			
4	Lucent	Fujitsu	LSI Logic	LSI Logic	NEC	NEC			
5	IBM	LSI Logic	Fujitsu	Fujitsu	Xilinx	Xilinx			
6	TI	TI	Altera	Xilinx	Fujitsu	Fujitsu			
7	Toshiba	VLSI	Xilinx	Altera	Altera	Altera			
8	Xilinx	Toshiba	TI	STM	Toshiba	Toshiba			
9	Hitachi	Altera	Toshiba	VLSI	STM	Mitsubishi			
10	VLSI	Xilinx	VLSI	TI	TI	Agilent			
	Jan. 2003	AS	SPDAC03 - Physic	cal Chip Implemen	tation	11			

# **Section Outline**

- Introduction
- Review material (timing and synthesis)
- Introduction to placement
- Placement algorithms
- Paradigms for placement-synthesis integration
- Placement aware synthesis techniques
- Congestion avoidance / mitigation techniques
- Routing optimization

```
Jan. 2003
```









### **Timing Analysis Basics:**

### What is Incremental Timing?

- Enabling small incremental changes without full retiming
- Only direct fanin/fanout cone is processed































































### Example of Logical + Placement Optimizations

- Start with a placed or unplaced netlist
- Do recursive partitioning
- During and following each partition action, apply logic optimizations such as
  - timing corrections
  - rebuffering
  - repowering
  - cloning
  - pin swapping

Jan. 2003

- move boxes
- ♦ ... etc



# **Summary of Placement Methods**

- Simulated annealing
  - (+) High-quality, arbitrary objectives and constraints, parallelizable, easy to implement
  - (-) Doesn't scale
- Quadratic (or, "analytic")
  - (+) Mathematically clean, fast (ConjGrad) solvers
  - (-) Solving "the wrong problem", highly illegal solutions must be legalized, fixed "anchors" needed
  - Example: Alpert, Nam, Villarubia QUAD+ACG placer (ICCAD-02)
- Partitioning-based
  - (+) Fastest, scales well if multilevel used, good quality
  - (-) Must be heavily tuned (hMetis, MLPart), difficult to constrain, unstable results (same quality but different structure) (?)
  - Example: Capo (http://gigascale.org/bookshelf/)

Jan. 2003

ASPDAC03 - Physical Chip Implementation

49

# <section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>













Interpretation of matrices A and B:

The diagonal values A[i,i] correspond to the number of connections to xi The off diagonal values A[i,j] are 1 if object i is connected to object j, 0 otherwise The values B[i] correspond to the sum of the locations of fixed objects connected to object i

Jan. 2003



















### **Constrained Solutions (cont):**

To solve  $Ax + B + Cl \left[\frac{s_i}{N}\right] = 0$  we could use a packaged solver and add the additional unknown @and equation  $CG = \bigotimes_{i=1}^{n} s_i x_i \square N$  to our matricies and solve.

Here is an alternative way to solve the system:

by substitution we let  $x = x_{u+Q^{k}j}$ where  $x_{u}$  is the unconstrained solution (ie the solution to Ax + B = 0)

Assuming we can solve the unconstrained problem,  $x_u$  is known.

By substitution we get:

$$A(x_{\mathcal{U}} + @x_{\mathcal{D}} + B + @\left[\frac{S_{i}}{N}\right] = 0$$

which becomes

$$A @x_l + @\left[\frac{s_i}{N}\right] = 0 \text{ or } Ax_l + \left[\frac{s_i}{N}\right] = 0$$

Jan. 2003

Constrained Solutions (cont): We need to solve: $Ax_{I} + \left[\frac{x_{i}}{N}\right] = 0$	
Jan. 2003 ASPDAC03 - Physical Chip Implementation 6	7

Constraine	ed Solutions (cont):	
Jan. 2003	ASPDAC03 - Physical Chip Implementation	6





# <section-header><section-header><section-header><list-item><list-item><list-item><list-item>

## **Quadratic Techniques:**

### Pros:

- mathematically well behaved
- efficient solution techniques find global optimum
- great quality

### Cons:

- solution of Ax + B = 0 is not a legal placement, so generally some additional partitioning techniques are required.
- solution of Ax + B = 0 is that of the "mapped" problem, ie nets are represented as cliques, and the solution minimizes wire length squared, not linear wire length unless additional methods are deployed
- fixed IOs are required for these techniques to work well

Jan. 2003

















































































































































e Model																	
			8							. 9	9 6		-				
			B				Ц		Ē.	i èi	e je				<b>a</b> . t	-	1
		- 8		ŧ,	0	8.9	P. P.	¢¢	+●-1	): <b>13</b> -	e F		∵,E	Ð	□ €		
		0			₿.S.							9	e e				
							,ġ.	د میں میں م					tat			11	Ma
		e	1	e چو			5.2	1	1			E.					ZmJ
		9								1.		Carden States			8		Pre
			80 - 60 -								•		E.				Fi
		9	- E									ľ a	<b>a</b> se	ЧĊ:			y= rx=
		1	1	e. g	4		<u>.</u>		100	2	- 1	B	₽÷€		{	8	rx= ry= dx=
							f.										dy=
					E Ne					1				8	8.6		1
		1					<u>.</u>	1					le inc				Er
		Ð	đ	e (		¢, e					C. C	e	£,€	٤.	ē: e		G
		چ م			1										е ( -		
		- <del>-</del>	. •	a 4	2	- 2	8						è e		- •		
	e	.2					-1000				t⊟∵t	)e					
	e	a ' 8		$\vdash$								Ð					
ect a comma	nd																
el PBLK: Vi bility has	been al	alte: tered	for 1	more tl	an 1	level,	only	one m	odifica	ition	is lis	ted					8

























## **Section Outline**

- Introduction
- Review material (timing and synthesis)
- Introduction to placement
- Placement algorithms
- Paradigms for placement-synthesis integration
- Placement aware synthesis techniques
- Congestion avoidance / mitigation techniques
- Routing optimization

Jan. 2003

ASPDAC03 - Physical Chip Implementation

159















## **Section Outline**

- Introduction
- Review material (timing and synthesis)
- Introduction to placement
- Placement algorithms
- Paradigms for placement-synthesis integration
- Placement aware synthesis techniques
- Congestion avoidance / mitigation techniques
- Routing optimization

Jan. 2003

ASPDAC03 - Physical Chip Implementation











































## Area vs Delay Centric

- Load Based Paradigm
  - (load-based delay eq.)
  - sized
- Know:
  - Size of each cell
  - Total Area ->
    - area centric
- Don't know:
  - Wire loads
  - Delay of each cell
  - Delay of a path
- Estimation error is in the delay:
  - Local 'path based' property.

- Gain Based Paradigm
  - (gain based delay eq.)
  - sizeless
- Know:
  - ◆ The delay of each cell.
  - The delay of a path ->

- delay centric

- Don't know:
  - Wire loads
  - The area of each cell
  - The total area
- Estimation error is in the area
  - Global property.

Jan. 2003

ASPDAC03 - Physical Chip Implementation







































## Van Ginneken Extensions

- Multiple buffer types
- Inverters
- Capacitance, Slew and Noise constraints
- Wire Sizing
- Simultaneous driver sizing
- High order interconnect delay and Ceffective
- Blockage recognition

```
Jan. 2003
```

ASPDAC03 - Physical Chip Implementation






































































### **Network Flow Based Spreading**

Min-cost max-flow formulation, similar to any "fix-up spreader": "thermal" placement, Bonn's top-down placer (Vygen), etc.















- Placement algorithms
- Placement / Synthesis interaction
- Placement aware synthesis techniques
- The Constant Delay paradigm
- Physical Buffer insertion / Wire sizing
- Congestion Mitigation



ASPDAC03 - Physical Chip Implementation

251











## Section outline

- Introduction
- Review material (timing and synthesis)
- Introduction to placement
- Placement algorithms
- Paradigms for placement-synthesis integration
- Placement aware synthesis techniques
- Congestion avoidance / mitigation techniques
- Routing optimization

Jan. 2003

ASPDAC03 - Physical Chip Implementation

257









#### **Global Routing**

Divides the entire chip into localized rectangular regions called tiles. Compress several pin location in each tile to a single pin location



All the shapes, wires and open are represented in terms of global track capacity and usage.

	• • •	
	• • •	
Jan. 2003	ASPDAC03 - Physical Chip Implementation	262













	Worst Slack	#Slack Violations	#Cap Violations	#Slew Violations	#Opens	#Loops
Steiner Estimates	-0.47	17	1	18		
XrLocal without RBO	-1.57	4687	14	128	50	87020
RBO Timing Closure (Global Routes)	-0.48	209				
Detailed routing with RBO	-0.43	14	18	1	54	





# Example 2 Results Summary

	Worst Slack	#Slack Violations	#Cap Violations	#Slew Violations	#Opens	#Loops
Final routing without RBO	-0.54	1224	33	270	0	1152
Using RBO	-0.29	909	32	274	0	1070

Jan. 2003













## Synthesis References

- C.L. Berman, J. L. Carter, and K.F. Day. The Fanout Problem: From Theory to Practice. In Advanced Research in VLSI: Proceedings of the 1989 Decennial Caltech Conference, pages 69-99, 1989
- C. L. Berman, D. J. Hathaway, A. S. LaPaugh, and L. H. Trevillyan. Efficient Techniques for Timing Corrections. In International Symposium on Circuits and Systems, Pages 415-419, 1990
- F. Beefting, P. N. Kudva, D. S. Kung, R. Puri, and L. Stok. Combinatorial Cell Design for CMOS Libraries INTEGRATION, the VLSI Journal, 29:67-93, 2000
- W. Donath, P. Kudva, L. Stok, P. Villarrubia, L. Reddy, and A. Sullivan. Transformational placement and synthesis. In DATE, pages 194-201, 2000
- D. J. Hathaway, R.P. Abato, A.D. Drumm, and L.P.P.P. Van Ginneken. Incremental timing analysis. Technical report, IBM Corp., 1996. U.S. patent 5,508,937.
- D. Kung, P. Kudva, and A. Sullivan. A Gate Sizing Algorithm using Geometric Programming. In Proc. Of the International Workshop on Logic Synthesis, 1997
- T. Kutzschebauch and L. Stok. Regularity driven logic synthesis. In Proc of the Int. Conf. On Computer Aided Design, Nov 2000.
- P. Rezvani, A.H. Ajami, M. Pedram, and H. Savoj. LEOPARD: A Logical Effort based fanout Optimizer for Area and Delay. In IEEE/ACM International Conference on CAD, pages 516-519, 1999.
- L. Stok, M. Iyer, and A. Sullivan. Wavefront technology mapping. In DATE, pages 531-536, 1999
- D. S. Kung. A Fast Fanout Optimization for New-Continuous Buffer Libraries. In IEEE/ACM Design Automation Conference, pages 352-355, 1998

Jan. 2003

ASPDAC03 - Physical Chip Implementation

279



### **Blockage Avoidance References**

- Steiner tree optimization for buffers, blockages, and bays Alpert, C.J.; Gandham, G.; Jiang Hu; Neves, J.I.; Quay, S.T.; Sapatnekar, S.S. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 20 Issue: 4 , April 2001 Page(s): 556 – 562.
- A fast algorithm for context-aware buffer insertion Jagannathan, A.; Sung-Woo Hur; Lillis, J. Design Automation Conference, 2000. Proceedings 2000 Page(s): 368 –373.
- Simultaneous routing and buffer insertion with restrictions on buffer locations Hai Zhou; Wong, D.F.; I-Min Liu; Aziz, A. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 19 Issue: 7 , July 2000 Page(s): 819 -824
- Maze routing with buffer insertion and wire sizing Minghorng Lai; Wong, D.F. Design Automation Conference, 2000. Proceedings 2000 Page(s): 374 -378
- Routing tree construction under fixed buffer locations Cong, J.; Xin Yuan Design Automation Conference, 2000. Proceedings 2000 Page(s): 379 -384

Jan. 2003

ASPDAC03 - Physical Chip Implementation

281

# Interconnect Planning References

- A practical methodology for early buffer and wire resource allocation Alpert, C.J.; Jiang Hu; Sapatnekar, S.S.; Villarrubia, P.G. Design Automation Conference, 2001. Proceedings, 2001 Page(s): 189 –194
- An interconnect-centric design flow for nanometer technologies Cong, J. Proceedings of the IEEE, Volume: 89 Issue: 4, April 2001 Page(s): 505 -528
- Buffer block planning for interconnect-driven floorplanning Cong, J.; Tianming Kong; Pan, D.Z. Computer-Aided Design, 1999. Digest of Technical Papers. 1999 IEEE/ACM International Conference on , 1999 Page(s): 358 –363
- Provably good global buffering using an available buffer block plan Dragan, F.F.; Kahng, A.B.; Mandoiu, I.; Muddu, S.; Zelikovsky, A. Computer Aided Design, 2000. ICCAD-2000. IEEE/ACM International Conference on , 2000 Page(s): 104 -109
- Provably good global buffering by multiterminal multicommodity flow approximation Dragan, F.F.; Kahng, A.B.; Mandoiu, I.; Muddu, S.; Zelikovsky, A. Design Automation Conference, 2001. Proceedings of the ASP-DAC 2001. Asia and South Pacific, 2001 Page(s): 120 –125
- Planning buffer locations by network flows Tang, X.; Wong, D.F.; International Symposium on Physical Design, April 2001 Page(s): 180-185
- Routability-Driven Repeater Block Planning for Interconnect-Centric Floorplanning Sarkar, P.; Sundararaman, V.; Koh, C.-K.; International Symposium on Physical Design, April 2001 Page(s): 186-191