



Small Scale Issues (#6)

Ram instantiation wrappers a good idea: specify logic construct (fifo, reg file), width+depth. Wrapper adds control, BIST and adds optimal physical ram object to construct the whole






Small Scale issues


- Hand instantiation: used to for precise control of gates and/or placement.
 Name no longer changes. Use macros or other tricks to allow actually choice of gate type to be changed later
- Logic loops: e.g. process monitors (procmon ckts), etc must have loops opened or some timing aware tools will freak out

Jan. 2003

APSDAC03 - Physical Chip Implementation

41







- Understand the inherent limitations of accuracy in the tools: ex How accurate is extracted timing + primetime? How about switch windows used in coupling analysis? How about IR thermal maps in static power analysis?
- Pick your process and think carefully. .13u is no picnic. Check the availability of all IP on that process. Has it seen silicon yet or are you the guinea pig for it?

```
Jan. 2003
```

APSDAC03 - Physical Chip Implementation

