

# Modern Physical Design: Algorithm Technology Methodology (Part III)

Stan Chow Ammocore

Andrew B. Kahng UCSD

Majid Sarrafzadeh UCLA

## Goals of the Presentation





- Various methodologies and interaction between sub-tools
- Classification of Techniques

## PART III: Interaction with Upstream Floorplanning and Logic Synthesis

- Interaction classification


- Definitions
- Pros and Cons

## Design Trend





Source: 1998 Update, International Technology Roadmap for Semiconductors, SIA in co-operation with EECA, KSIA, EIAJ, TSIA

## DSM: Design Global Wires



5

## DSM: Crosstalk




6

## Observation 1

- Deep Sub-micron (DSM) is a problem
- All facets of design are getting more complex (continuously)
- Therefore, we need to make continuous (means incremental?) improvement to tools/design methods.

## SOC / DSM Design Dilemma




Require detailed analyses to understand physical interactions

Need abstraction levels to manage complexity

## Feature Size and Iterations

IC/ASIC Place & Route Iterations by Process Geometry, North America 1999



Source: Collett Intl. 1999 IC/ASIC Physical Design & Layout Verification Study.  
Data based on 224 North American IC/ASIC product development teams.


9

ICCAD Tutorial: November 9, 2000

SC/ABK/MS

## Clock Speeds and Iterations

IC/ASIC Place & Route Iterations by Highest Digital Clock Speed North America, 1999




Source: Collett Intl. 1999 IC/ASIC Physical Design & Layout Verification Study.  
Data based on 220 North American IC/ASIC product development teams.

10

ICCAD Tutorial: November 9, 2000


SC/ABK/MS



## Observation 2

- Therefore, we need to make continuous (means incremental?) improvement to tools/design methods.
- As designs get more complex, number of iteration increases rapidly.
- Incremental (or no) improvement to tools will work (if we are willing to wait 365 days for the result)... And then the marketing tells us that we need a new feature.

## An Easy Solution: Re-use cores




13

ICCAD Tutorial: November 9, 2000

SC/ABK/MS

## Hard IP

- The easiest path to SoC (?)
- Hard blocks makes the assembly more difficult
  - see results in the next two slides
- No resizing capability to fix timing during assembly




14

ICCAD Tutorial: November 9, 2000

SC/ABK/MS

## Soft IP

- “Soft” IP will allow better Global Optimization
- Final assembly may solve shape, pin, and global timing problems causing reduced design iterations.




15

ICCAD Tutorial: November 9, 2000

SC/ABK/MS

## Prediction/Construction heuristics

- Balance with respect to area and flexibility (if there are a lot of flexible/soft IP).



16

ICCAD Tutorial: November 9, 2000

SC/ABK/MS



## Results


ckt( %right)	Wong-Lin		Constructor			
	cost	time(sec)	cost	% diff	time(sec)	improval
ind1(10)	13039	177	12182	1.18	5.8	31
ind1(20)	13188	173	12324	1.38	7.5	33
ind1(30)	14971	122	15400	2.86	5.9	21
ind1(50)	16033	88	17578	9.84	7.1	27
hway(10)	78371	3535	88311	-8.36	8.8	38
hway(20)	71838	3515	70448	-1.93	18.3	19
hway(30)	72274	3521	71900	-0.51	11.0	17
hway(50)	77653	2564	78696	1.34	10.5	14
fract(10)	131431	15651	128388	-2.32	19.7	18
fract(20)	137044	12803	130984	-4.42	20.4	18
fract(30)	137084	14694	135869	-0.88	23	20
fract(50)	154075	9568	145192	-6.41	14.5	17
prim1(10)	841358	110491	823868	-2.12	16.29	14
prim1(20)	867690	100010	862657	-0.6	19.11	20
prim1(30)	870556	85873	871625	0.12	18.94	14
prim1(50)	897120	68303	931694	3.85	16.17	19
prim2_s1(10)	230703	11899	215193	-6.72	15.5	26
prim2_s1(20)	235699	11141	217542	-7.99	13.9	25
prim2_s1(30)	238317	9306	229349	-3.78	11	13
prim2_s1(50)	249489	7445	248260	-0.52	13.2	13
prim2_s2(10)	323017	38416	283188	-12.33	14.7	26
prim2_s2(20)	310071	30862	301760	-2.61	13.93	12
prim2_s2(30)	333313	23632	308023	-7.59	15.06	10
prim2_s2(50)	354387	21045	323188	-8.80	11.38	18

## Divide and Conquer

- Divide the Problem into Smaller Sub-Problems
- Solve Each of these Separately
- Stitch together the Solutions of the Sub-Problems

**10 Million Gate Design => 200 (50k Gate Designs)**

## Divide and Conquer




- Divide into Logical/Physical Blocks
  - Particularly emphasize the floorplan
  - Iterations between different tools
- Traditional floorplan
  - No flexibility to fix timing problems caused by long wires
  - Overly constrained timing budgets
  - Adds many buffers and oversized gates on critical paths

- *Predictive* (we lack good predictors)
- *Iterative* (takes a long time)
- *Non-converging* (counter productive)

## Sequential Methodology

- Try to Solve the Problem in Sequential Steps
- Try to Optimize One Functionality at a Time.
  - Optimize Number of Gates at the Logic Synthesis Level
  - Optimize Wire Lengths during Placement
  - Optimize Clock Skew After Placement is Done
  - Optimize Crosstalk during Routing

## Sequential Methodology



21

ICCAD Tutorial: November 9, 2000

SC/ABK/MS

## Observation

- There are many “equally good” placement and routing solution. A small change in one, will change the whole things.
- So, cannot trust wire-load models

22

ICCAD Tutorial: November 9, 2000

SC/ABK/MS

## Traditional Workarounds


- Pessimistic approach
  - For 50K block size, use wire-load model for 100K instead
  - Nets are over-driven
  - Wastes power and area, but reduces number of nets that need fixing after phys design
  - Assumes timing can be met with the pessimistic model (not always the case)
- Over-constrained approach
  - For 80 MHz design, synthesize at 100 MHz
  - After physical design, reset to 80 MHz
  - Nets between 80-100 MHz will “pass”
- Multiple-iteration approach
  - Annotate timing info and phys design info into P&R and synthesis
  - Optimization attempts to minimize changes to accuracy of phys design (usually can't do)

23


ICCAD Tutorial: November 9, 2000

SC/ABK/MS

## Semi-Sequential Methodology



- *Lots of logic move followed by lots of placement move*




- *Some logic moves followed by some placement moves*

24

ICCAD Tutorial: November 9, 2000


SC/ABK/MS

**Low Congestion: some logic activities to CORRECT synthesis mistakes**



25


**High Congestion: lots of logic activities (panic mode)**



26

## Simultaneous Methodology

- “combine” placement and synthesis (& other steps)
- We need to find the right type and location of the move.



27

ICCAD Tutorial: November 9, 2000

SC/ABK/MS

## Proof of Simultaneous Methodology

- Obviously, the most knowledgeable set of moves
- haven't been done in the past because
  - history
  - algorithmic complexity
  - need

### Timing Optimization

Gate Delays as well as Interconnect delays needs to be an essential part of the design process.


Static Timing Analysis needs to be integrated into the optimization process.

28

ICCAD Tutorial: November 9, 2000

SC/ABK/MS



## Timing Analysis



How do we get the delay numbers on the gate/interconnect?


## Timing Metrics

- ⑩ How do we assess the change in a delay due to a potential move during physical design?
- ⑩ Whether it is channel routing or area routing, the problem is the same
  - ⑩ translate geometrical change into delay change



## Iterative Placement


- ⑩ A placement move changes the interconnect capacitance and resistance of the associated net
- ⑩ A net topology approximation is required to estimate these changes



## Placement Algorithms



## VLSI Design Flow and Physical Design Stage




### Definitions:


- *Cell*: a circuit component to be placed on the chip area. In placement, the functionality of the component is ignored.
- *Net*: an electronic wire to connect several cells.
- *Netlist*: a set of nets which contains the connectivity information of the circuit.

A flow chart for a typical VLSI design.

## Placement Problem




A bad placement



A good placement

## Global and Detailed Placement



35

ICCAD Tutorial: November 9, 2000

SC/ABK/MS

## Traditional Approaches


- ☞ Quadratic Placement
- ☞ Simulated Annealing
- ☞ Bi-Partitioning
- ☞ Quadrisection
- ☞ Force Directed Placement
- ☞ Hybrid

36

ICCAD Tutorial: November 9, 2000

SC/ABK/MS

## Congestion Map for a Wirelength Optimized Placement




37

## Routing Algorithms

38

## Maze Routing/Shortest Path




Label Source  $s = 0$   
Label Adjacent grid points using  $i+1$   
Get Shortest path to target  $t$

## Routing

- Requirements for the DSM Router:
  - N-layer shape-based router
  - Supports gridless and gridded routing
  - Variable wire width for optimal delay constraints
  - Cross-talk avoidance, antenna effects
  - Clock tree sizing for tree balancing
  - Power routing sizing for voltage drop and electromigration
  - Power and clock routing resources reserved early
  - Activity-based optimization

## Typical Timing-Driven Approaches



### Timing Driven Placement


- Net weighting to prioritize timing critical Paths
- Reduction of entire net length

41

ICCAD Tutorial: November 9, 2000

SC/ABK/MS

## Placynthesis: Simultaneous Logic/Placement Approach







- Logic optimization concurrently with placement
- Net "placement" with gate placement

42

ICCAD Tutorial: November 9, 2000

SC/ABK/MS

## Some Placynthesis Moves




43

ICCAD Tutorial: November 9, 2000

SC/ABK/MS

## More Placynthesis Moves




44

ICCAD Tutorial: November 9, 2000


SC/ABK/MS

## Commercial Integration Approach:

- Integrate synthesis with phys design
  - Cadence (Envisia Synthesis, 9/1999)
    - Physically Knowledgeable Synthesis (PKS)
  - Synopsys ("PhysOpt")
  - Monterey ("Dolphin")
  - Magma ("??").





Semi-Sequential Methodology



Simultaneous Approach


## Many other Design Metrics: Power Supply and Total Power



Source: The Incredible Shrinking Transistor, Yuan Taur, T. J. Watson Research Center, IBM, IEEE Spectrum, July 1999


## Dual Voltages: A harder problem

- Layout synthesis with dual voltages: major geometric constraints



H -- High Voltage Block  
L -- Low Voltage Block

Layout Structure



Cell Library with  
Dual Power Rails

## Conclusion

- Deep Sub-micron (DSM) problems are here and are real
- Traditional Physical Design and Logic Synthesis Algorithms do not work
- Innovation (in algorithms, methodology, tools, etc) needed in all facets.