

# Manufacturing-aware design methodology for assist feature correctness

Puneet Gupta<sup>a</sup>, Andrew B. Kahng<sup>a,b</sup> and Chul-Hong Park<sup>b</sup>

<sup>a</sup>Blaze DFM, Inc., Sunnyvale, CA 94089

<sup>b</sup>ECE Department, University of California at San Diego, La Jolla, CA 92093-0114

## ABSTRACT

Sub-resolution assist features (SRAFs) provide an absolutely essential technique for critical dimension (CD) control and process window enhancement in subwavelength lithography. As focus levels change during manufacturing, CDs at a given “legal” pitch can fail to achieve manufacturing tolerances required for adequate yield. Furthermore, adoption of off-axis illumination (OAI) and SRAF techniques to enhance resolution at minimum pitch worsens printability of patterns at other pitches. Our previous work [Gupta et al.<sup>2</sup>] described a novel dynamic programming-based technique for *Assist-Feature Correctness* (AFCorr) to account for interactions within a cell row. We now extend the AFCorr methodology to handle vertical interactions of field polys between adjacent cell rows in the *detailed placement* of standard-cell designs. Pattern bridge between field poly geometries becomes a major reason for yield degradation even though CD variation of gates determines circuit performance. In this paper, AFCorr is validated in all possible horizontal (H-) and vertical (V-) interactions of polysilicon geometries in the layout. For benchmark designs, forbidden pitch count between polysilicon shapes of neighboring cells is reduced by 89%-100% in 130nm and 93%-100% in 90nm. Edge placement error (EPE) count is also reduced by 80%-98% in 130nm and 83%-100% in 90nm. AFCorr facilitates additional SRAF insertion by up to 7.4% for 130nm and 7.9% for 90nm. In addition, AFCorr provides substantial improvement in CD control with negligible timing, area, or CPU overhead. The advantages of AFCorr are expected to increase in future technology nodes.

## 1. INTRODUCTION

Optical lithography has been a key enabler of the aggressive IC technology scaling implicit in Moore’s Law. Minimum feature sizes have outpaced the introduction of advanced lithography hardware solutions, so that gate length and CD tolerances prescribed in the 2003 International Technology Roadmap for Semiconductors (ITRS)<sup>1</sup> are extremely difficult to achieve. As a result, resolution enhancement techniques (RETs) such as optical proximity correction (OPC), phase shift masks (PSM), and OAI are being pushed ever closer to fundamental resolution limits.<sup>3</sup> Combinations of these techniques can provide certain advantages for lithographic manufacturing, e.g., OAI and OPC, together with SRAF, achieve enhanced CD control and focus margin at minimum pitch. However, when OAI is used, there will always be other (non-minimum) pitches for which the angle of illumination works with the angle of diffraction to produce a bad distribution of diffraction orders in the lens. These pitches are called *forbidden pitches* because of their lower printability, and designers should avoid such pitches in the layout. Forbidden pitches consists of H- and V-forbidden pitches depending on whether they are caused by interactions of poly geometries in the same cell row or in different cell rows, respectively. The resulting *forbidden pitch problem* for the manufacturing-critical poly layer must be solved before detailed routing, since routing “locks in” the poly layer layout. At the same time, we wish to address the forbidden pitch problem as late as possible, to avoid extra rework upon modification of the manufacturing process recipe. In this paper, we describe a novel dynamic programming-based algorithm for *AFCorr* (Assist-Feature Correctness), which uses flexibility in detailed placement to avoid all possible H- and V-forbidden pitches and the manufacturing uncertainty that they cause. As a result, H- and V-forbidden pitch counts are reduced by 94%-100% and 76%-100% for 130nm, and by 96%-100% and 87%-100% for 90nm, respectively.

### 1.1. Related Works

We now review previous works related to forbidden pitches and their design implications. Socha et al.<sup>4</sup> observe that under more aggressive illumination schemes such as annular and quasar illumination, some optical phenomena become more prominent, most notably the forbidden pitch phenomenon. Shi et al.<sup>5</sup> give a theoretical analysis of pattern distortion in forbidden pitches, due to destructive light field interference. Although SRAFs are an effective method to collect high-order diffraction on the entrance pupil plane of a projection lens,<sup>6</sup> Shi et al. report that incorrect SRAF placements around a given main feature can actually degrade the process latitude of that feature. A number of previous works have proposed techniques to control forbidden pitches using optimization of optical conditions such as numerical aperture (NA) and illuminator aperture shape in OAI.<sup>7, 8</sup>

### 1.2. Contributions of This Work

In this paper, we present various analyses of lithography printability within the context of the standard cell based design methodology. Our goal is to minimize CD variation error and enhance feature printability and reliability. Our main contributions are as follows.

- The adoption of model-based OPC implies that the post-OPC correction bias may lead to unintended printing of assist features. Thus, SRAF rules should be adjusted for typical post-OPC linewidths and spaces. In this context, we give a more realistic methodology for forbidden pitch extraction and SRAF insertion rule generation.
- We propose a novel post-detailed placement perturbation algorithm for *Assist-Feature Correctness* (AFCorr). The dynamic programming of AFCorr is extended to remove V-forbidden pitches in a given detailed placement, i.e., AFCorr reduces the all forbidden pitches by calculating H- and V-perturbation cost. In conjunction with intelligent process-aware library layout, this technique can achieve substantial improvements in depth of focus (DOF) margin and CD control.


### 1.3. Organization of the Paper

The remainder of this paper is organized as follows. In Section 2, we review RET and its layout impact, focusing our discussion on strong OAI and OPC with SRAF. Section 3 introduces the proposed post-placement perturbation technique. Evaluation flows to validate its impact on lithographic manufacturability and experimental results are described in Section 4. We conclude in Section 5 with directions for ongoing research.

## 2. RET AND LAYOUT IMPACT

As we have discussed in [Gupta et al.<sup>2</sup>], the extension of optical lithography beyond the quarter-micron regime has been enabled by a number of reticle enhancement techniques. These RETs address the available three degrees of freedoms in lithography, namely: aperture, phase, and/or pattern uniformity.<sup>11</sup> However the adoption of different RETs dictates certain tradeoffs with various aspects of process and performance.

Off-axis illumination (OAI) brings light to the mask at an oblique angle. As the angle of diffraction through certain aperture shapes matches a given pitch, higher-order pattern information can be projected on the pupil plane as determined by the numerical aperture (NA) of the illumination system. This technique enables the smallest pitch on the mask to obtain higher resolution and extended focus margin. However, other pitches beyond the optimum angle will have a *lower* process margin compared to conventional illumination (i.e., with a circular aperture). Since strong OAI is an essential technique in current lithography, these pitches should be forbidden; their avoidance is a new challenge for physical design automation. OPC is the deliberate and proactive distortion of photomask shapes to compensate for systematic and stable patterning inaccuracies. *Bias OPC*, the most common and straight-forward application of OPC, has proved to be a useful technique for matching photoresist edges to layout edges with essentially a layout sizing technique. However, bias OPC has limitations



**Figure 1.** Comparison of Bossung plots between dense and isolated lines : (a) results of Bias OPC and (b) results of SRAF OPC.

in enhancing process margins with respect to depth of focus and exposure dose. The Bossung plot\* in Figure 1, reproduced from [Gupta et al.<sup>2</sup>], shows that bias OPC is not sufficient to reduce the CD difference between isolated and dense patterns with varying focus and exposure dose. The CD distortion in the isolated pattern is usually a problem since lithography and RET recipes are not tuned or optimized for isolated lines.<sup>12</sup> The *SRAF OPC* technique combines pattern biasing with assist feature insertion to compensate for the deficiencies of bias OPC. SRAFs (or, Scattering Bars (SB)), which are extremely narrow lines that do not actually print on the wafer, modify the wavefront and allow the lens pupil to receive higher-order pattern information. The SRAFs are placed adjacent to primary patterns, such that a relatively isolated primary line behaves more like a dense line. This works well for bringing the lithographic performance of isolated and dense lines into agreement. The DOF margin of the isolated line as shown in Figure 1(b) is considerably improved from that shown in Figure 1(a), and a larger overlap of process window<sup>†</sup> between dense and isolated lines is achieved.

The key observation is that the SRAF technique places more constraints on the spacing between patterns. SRAFs can be added whenever a poly line is sufficiently isolated, but a certain minimum assist-to-poly and assist-to-assist spacings are required to prevent SRAFs from printing space.<sup>13</sup> If the assist feature insertion is not considered during layout, sizing of assist feature and adjustment of exposure dose must be applied. This will cause problems in mask inspection as well as CD degradation. For instance, smaller SRAFs make mask inspection difficult and require higher-resolution inspection tools.

### 3. ASSIST FEATURE CORRECTION METHODOLOGY


#### 3.1. Modified Design and Evaluation Flow

To account for new geometric constraints that arise due to SRAF OPC in physical design, we add forbidden pitch extraction and post-placement optimization into the current ASIC design methodology. Figure 2, reproduced from [Gupta et al.<sup>2</sup>], shows the modified design and evaluation flows in the regime of forbidden pitch restrictions. Of course, we must assume that the library cells themselves have been laid out with awareness of forbidden pitches, and indeed our experiments with commercial libraries confirm that there are no forbidden pitch violations in poly geometries within commercial standard cells. SRAF insertion rules to enhance DOF margin are determined based on best and worst focus models.<sup>‡</sup> Post-placement optimization generates a new placement

\*The Bossung plot shows multiple CD versus defocus curves at different exposure doses, and has been a useful tool to evaluate lithographic manufacturability. The common process window between dense and isolated patterns is an increasingly important requirement to maintain CD tolerances in the subwavelength lithography regime.

<sup>†</sup>Process window is defined as the range of exposure dose and defocus within which acceptable CD tolerance is maintained.

<sup>‡</sup>In general, the best focus is shifted from zero to about  $0.1\mu\text{m}$  due to refraction in the resist. The worst defocus is the maximum allowable defocus corner for manufacturability in a lithography system.



**Figure 2.** The modified design and evaluation flows: Note the added steps of forbidden pitch extraction and post-placement optimization to ASIC design flow

which is more conducive to insertion of SRAFs, thus allowing a larger process window to be achieved. The two layouts generated by conventional and assist-correct flow undergo comprehensive SRAF OPC. The amount and impact of the applied RET is a function of the circuit layout. Thus we can evaluate how assist-correct placement impacts circuit performance and printability/manufacturability according to the metrics SRAF insertions and edge placement errors (EPE). The following subsections give more details of forbidden pitch extraction and its design implementation.


### 3.2. SRAF Rule and Forbidden Pitch Generation

Lack of space may prohibit insertion of a sufficient number of SRAFs, and as a result patterns may violate CD tolerance through defocus. Forbidden pitches are pitch values for which the tolerance of a given target CD is violated. Allowable pitches are all pitches other than forbidden pitches. In this subsection, we summarize the criteria for SRAF insertion and forbidden pitch extraction considering a worst-defocus model. Our SRAF insertion rule is initially generated based on the theoretical background given in.<sup>5</sup> Positioning of SRAFs is then adjusted based on OPC results. Large CD degradation through-pitch increases pattern bias as model-based OPC is applied, and this requires trimming of the SRAF rule to guarantee better process margin and prevent the SRAFs from printing.<sup>§</sup> After applying SRAF OPC with the best-focus model, test patterns are simulated with the worst-defocus model. This evaluation yields the forbidden pitches, considering maximum printability and manufacturability. The forbidden pitch rule is determined based on CD tolerance and worst defocus level, which are in turn dependent on requirements of device performance and yield. In all of the work we report here, CD tolerance is assumed to be  $\pm 10\%$  of minimum line width while the worst defocus level is assumed to be  $0.5\mu m$ .

### 3.3. Assist Feature Correction

In this subsection, we describe the proposed AFCorr placement perturbation algorithm for assist feature correction. Single orientation polysilicon geometries are becoming common for the current and future process generations. (assuming horizontal cell rows). We consider the horizontal forbidden pitches within a cell row and the V-forbidden pitches between adjacent cell rows. In the current work, we treat the placement of a given cell row independent of all other rows even though cost function is calculated by H- and V-perturbation to avoid the all forbidden pitches. Therefore, in the following we describe the *single – row* AFCorr perturbation algorithm, using which the 2D AFCorr problem is solved one cell row at a time.

<sup>§</sup>More complicated approaches to SRAF rule generation may involve co-optimization of model-based OPC and SRAF insertion. We do not address such involved optimizations of OPC, since the focus of our work is OPC-aware design and not OPC itself.



**Figure 3.** (a) H-interactions of gate-to-gate, gate-to-field, and field-to-gate, and (b) overlapped area in the region A of (a). (c) V-interactions of field-to-field polys

### 3.4. Assist Feature Correction

Let  $C_{a,j}$  be a cell at the  $a^{th}$  column and the  $j^{th}$  row. To explain the interactions of border poly geometries at cell row and column respectively, we differentiate notations as cell row and column.

- Horizontal polygon interaction:** Given a cell  $C_{a,j}$ , let  $LP_{a,j}$  and  $RP_{a,j}$  be the sets of valid poly geometries in the cell which are located closest to the left and right outlines of the cell respectively. Only geometries with length larger than the minimum allowable length of SRAF features are considered. Define  $s_{a,j}^{LP^i}$  to be the space between the left outline of the cell and the  $i^{th}$  left border poly geometry.  $O_{gg}$ ,  $O_{ff}$  and  $O_{gf}$  correspond to the length of overlapped area in the cases of gate-to-gate, field-to-field and gate-to-field poly as shown in Figure 3. In addition,  $c_{gg}$ ,  $c_{ff}$ , and  $c_{gf}$  are proportionality factors which specify the relative importance of printability for gate and field poly. Typically, gate poly geometries need to be better controlled through process as they have been direct impact on performance. Therefore, a typical order is  $c_{gg} \geq c_{gf} \geq c_{ff}$ .
- Vertical polygon interaction:** Given a cell  $C_{a,j}$ , let  $FB_{a,j}$  and  $FT_{a,j}$  be the sets of valid poly geometries in the cell which are located closest to the bottom and top outlines of cell respectively. Define  $s_{a,j}^{FB^i}$  ( $s_{a,j}^{FT^i}$ ) to be the space between the bottom (and top) outline of the cell and the  $i^{th}$  bottom (top) border poly geometry.  $O_{ff}$  corresponds to the length of field-to-field overlap between horizontal geometries in adjacent cell rows. ¶

Assume a set  $AF = AF_1, \dots, AF_m$  of spacings which are “assist-correct”, i.e., if the spacing between two gate poly shapes belongs to the set  $AF$ , then the required number of assist features can be inserted between the two poly geometries.  $AF_l$  denotes the  $l^{th}$  member of the set of assist-feature correct spacings  $AF$  when  $AF$  is assumed to be sorted in increasing order. Note that the set  $AF$  may contain a number of spacings which correspond to varying SRAF widths. Let  $w_a$  denote the width of cell  $C_{a,j}$  and let  $x_a$  denote its (leftmost) placement coordinate in the given standard cell row, where coordinates increase from left to right. In addition, let  $\delta$  denote a cell placement perturbation to adjust the spacing between cells. Then the **assist-correct placement perturbation problem** is:

¶Gates are typically laid out vertically in the cell.

HCost(a,b,a-1,i) of Cell $C_{a,j}$
<b>Input:</b> User-defined weight for overlapping field polys : $c_{ff}$ User-defined weight for overlapping gate polys : $c_{gg}$ User-defined weight for overlapping gate and field polys : $c_{gf}$ Origin $x$ (left) coordinate $C_a = b$ Origin $x$ (left) coordinate $C_{a-1} = i$ Width of cell $C_a = w_a$ Width of cell $C_{a-1} = w_{a-1}$
<b>Output:</b> Value of $HCost$
<b>Algorithm:</b> 01. <b>Case</b> $a = 1$ : $HCost(1, b) = 0$ 02. <b>Case</b> $a > 1$ <b>Do</b> 03. $N :=$ cardinality of the set $RP_{a-1,j}$ 04. $M :=$ cardinality of the set $LP_{a,j}$ 05. <b>For</b> ( $k = 1$ ; $k = N$ ; $k = k + 1$ ) { 06. <b>For</b> ( $g = 1$ ; $g = M$ ; $g = g + 1$ ) { Let $Hspace(k, g)$ denote the horizontal spacing between $RP_{a-1,j}^k$ and let $LP_a^g$ . $O_{ff}(k, g)$ , $O_{fg}(k, g)$ and $O_{gg}(k, g)$ denote the field-to-field, field-to-gate and gate-to-gate overlap lengths between $RP_{a-1}^k$ and $LP_a^g$ . Then $slope(j)$ is the degradation of CD with respect to pitch when spacing between two poly geometries is between $AF_l$ and $AF_{l+1}$ . /* Calculate overlap weight between $RP_a^k$ and $LP_{a-1}^g$ */ 07. $weight(k, g) = slope(j) \times (Hspace(k, g) - AF_l)$ $\times (c_{ff}O_{ff}(k, g) + c_{gf}O_{fg}(k, g) + c_{gg}O_{gg}(k, g))$ s.t. $AF_{l+1} > Hspace(k, g) \geq AF_l$ , 08. $Hcost(a, b, a - 1, i) += weight(k, g)$ } } 08.   } }

**Figure 4:** Horizontal Cost ( $HCost$ ) calculation.<sup>2</sup>

VCost(a,b) of Cell $C_{a,j}$
<b>Input:</b> $C_{a,j}$ : $a^{th}$ cell in $j^{th}$ row User-defined weight for overlapping field polys : $c_{ff}$ Origin $x$ (left) coordinate $C_{a,j} = b$
<b>Output:</b> $VCost(a, b)$
<b>Algorithm:</b> 01. <b>Case</b> $j = 1$ : $VCost(a, b) = 0$ 02. <b>Case</b> $j > 1$ <b>Do</b> 03. Determine $M :=$ maximum number of bottom field polys of $C_{a,j}$ 04. Determine $N_i :=$ maximum number of top field polys of $C_{i,j}$ 05. Determine $L :=$ leftmost cell overlapping $C_{a,j}$ in row $j - 1$ 06. Determine $R :=$ rightmost cell overlapping $C_{a,j}$ in row $j - 1$ 07. <b>For</b> ( $k = 1$ ; $k = M$ ; $k = k + 1$ ) { 08. <b>For</b> ( $h = L$ ; $h = R$ ; $h = h + 1$ ) { 09. <b>For</b> ( $g = 1$ ; $g = N_i$ ; $g = g + 1$ ) { Let $Vspace$ denote the vertical spacing between $FT_{h,j-1}^g$ and $FB_{a,j}^k$ Let $O_{ff}(k, g)$ denote the field-to-field overlap lengths. 10. $Vspace(a, b, g, h, k) = S_{a,j}^{FB^k} + S_{h,j-1}^{FT^k}$ 11. $weight(k, g) = slope(i) \times c_{ff}O_{ff}(g, k)$ $\times (Vspace(a, b, g, h, k) - AF_l)$ s.t. $AF_l \leq Vspace(a, b, g, h, k) \leq AF_{l+1}$ 12. $VCost += weight(k, g)$ } } } }

**Figure 5:** Vertical Cost ( $VCost$ ) calculation.

$$\begin{aligned}
 & \text{Minimize } \sum | \delta_a | \\
 & \delta_a + x_{a,j} - x_{a-1,j} - \delta_{a-1} - w_a + s_{a,j}^{LP^f} + s_{a-1,j}^{RP^g} \in AF \\
 & \text{s.t. } LP^f \text{ and } RP^g \text{ overlap at horizontal cell row} \\
 & s_{a,j}^{FB^m} + s_{h,j-1}^{FT^n} \in AF \\
 & \text{s.t. } FB^k \text{ and } FT^h \text{ overlap at vertical cell row}
 \end{aligned}$$

The objective can be made aware of cells in critical paths by a weighting function. Since the available number of allowable spacings is very small, obtaining a completely assist-correct solution is usually not possible in a fixed cell row width context. Therefore, a more tractable objective is to minimize the expected CD error at a predetermined defocus level. We solve this “continuous” version of the above problem with the following dynamic programming recurrence.

$$\begin{aligned}
 & Cost(1, b) = | x_1 - b | \\
 & Cost(a, b) = \lambda(a) | (x_a - b) | + \\
 & Min_{i=x_{a-1}-SRCH}^{x_{a-1}+SRCH} \{ Cost(a-1, i) + \alpha HCost(a, b, a-1, i) + \beta VCost(a, b) \}
 \end{aligned}$$

$Cost(a, b)$  is the cost of placing cell  $a$  at placement site number  $b$ . The cells and the placement sites are indexed from left to right in the standard cell row.  $\alpha$  and  $\beta$  give relative importance between  $HCost$  and  $VCost$ . Typically  $HCost$  has more weight because  $HCost$  is related to gate printability which determines device

	0.13 $\mu\text{m}$ Lithography		0.09 $\mu\text{m}$ Lithography	
	Pitch( $X : \mu\text{m}$ )	Slope	Pitch( $X : \mu\text{m}$ )	Slope
#SRAF = 0	$0 \leq X < 0.51$	0.28	$0 \leq X < 0.41$	0.162
#SRAF = 1	$0.51 \leq X < 0.73$	0.22	$0.41 \leq X < 0.57$	0.075
#SRAF = 2	$0.73 \leq X < 0.95$	0.105	$0.57 \leq X < 0.73$	0.062
#SRAF = 3	$0.95 \leq X < 1.17$	0.07	$0.73 \leq X < 0.89$	0.050
#SRAF = 4	$1.17 \leq X$	0.02	$0.89 \leq X$	0.012

**Table 1:** SRAF rule table in 0.13 $\mu\text{m}$  and 0.09 $\mu\text{m}$  lithography.

performance. We restrict the perturbation of any cell to  $\pm SRCH$  placement sites from its initial location. This helps contain the delay and runtime overheads of AFCorr placement post-processing.  $\lambda$  is a factor which decides the relative importance of preserving the initial placement and the final AFCorr benefit achieved for each given cell instance; in the current implementation,  $\lambda$  is directly proportional to the number of critical timing paths that pass through the given cell instance.  $HCost$  and  $VCost$  corresponds to the printability deterioration under defocus conditions for the horizontal and vertical interactions respectively.  $Cost(a, b)$  depends on the difference between the current nearest-neighbor spacing of the polys and the closest assist-feature correct spacing. The methods of computing  $HCost$  and  $VCost$  are shown in Figure 4 and Figure 5.  $slope(j)$  is defined as delta CD difference over delta pitch between  $AF_j$  and  $AF_{j+1}$ . Thus, perturbation cost is a function of  $slope$ , length and weight of overlapped polys, and space for SRAF insertion. Our algorithm takes a legal placement as an input, and outputs a legal placement with better depth of focus properties. The calculation time of  $HCost$  depends on  $N$  and  $M$  which are typically less than 3 in the standard cell designs. In addition,  $VCost$  depends on the number of abutted cell,  $L$  and  $R$ , and the number of field-to-field poly interactions. The runtime of the AFCorr algorithm is  $O(ncell \times SRCH)$ , where  $ncell$  is the total number of cells in the design.

## 4. EXPERIMENTS AND DISCUSSION


### 4.1. Experimental Setup

We synthesize the *aes* benchmark design from *Opencores* in *Artisan TSMC 0.13 $\mu\text{m}$*  and *Artisan TSMC 0.09 $\mu\text{m}$*  libraries using *Synopsys Design Compiler v2003.06-SP1*. *AES* synthesizes to 12993 cells and 10286 cells in 130nm and 90nm technologies, respectively. The synthesized netlists are placed with row utilization ranging from 50% to 90% using *Cadence First Encounter v3.3*. All designs are trial routed before running timing analysis. On the lithography side, we use *KLA-Tencor Prolith* to generate models for OPC. *Mentor Graphics Calibre* is used for model-based OPC, SRAF OPC and optical rule checking (ORC). Simulation is performed with wavelength  $\lambda = 248\text{nm}$  and numerical aperture  $NA = 0.6$  for 130nm and  $\lambda = 193\text{nm}$  and  $NA = 0.75$  for 90nm. An annular aperture with  $\sigma = 0.85/0.65$  is used for both processes.


Proximity plots with fixed line width of 0.13 $\mu\text{m}$  and 0.09 $\mu\text{m}$  are illustrated in Figure 6 and Figure 7 respectively. Exposure dose focuses on the pattern in the minimum pitch of 0.13 $\mu\text{m}$ . CD degradation increases through-pitch as the defocus level increases. Patterns in the pitches of over 0.4 $\mu\text{m}$  before OPC are outside the allowable tolerance range at the worst defocus of 0.5 $\mu\text{m}$ . After bias OPC, pitches up to 0.38 $\mu\text{m}$  are allowable for CD tolerance while all pitches larger than 0.38 $\mu\text{m}$  should be forbidden. After evaluating SRAF OPC patterns with the worst defocus model, a set of forbidden pitches of 0.13 $\mu\text{m}$  technique is obtained as follows: [0.37, 0.509], [0.635, 0.729], [0.82, 0.949], and [1.09, 1.169] (microns). Forbidden pitches still remain after SRAF OPC even though OPC considerably reduces forbidden pitches in comparison to bias OPC. We generate SRAF rules based on the criteria mentioned above, with results in Table 1. SRAF width is 60nm for 130nm and 40nm for 90nm technology.

### 4.2. Experimental Results

The post-placement optimization is performed based on forbidden pitches and slopes of CD error within them. After AFCorr placement perturbation, we obtain a new placement wherein the coordinates of cells have been adjusted to avoid the forbidden pitches. We use three printability quality metrics. *Forbidden Pitch Count* is the number of border poly geometries estimated as having greater than 10% CD error through-focus. *EPE Count* is the number of edge fragments on border poly geometries having greater than 10% edge placement error at



**Figure 6.** Evaluation<sup>2</sup> of proximity plots in through-pitch at 130nm technology :Best focus without OPC, worst defocus without OPC, worst defocus with BIAS OPC, and worst defocus with SRAF OPC.



**Figure 7.** Evaluation of proximity plots in through-pitch at 90nm technology: Best focus model without OPC, worst defocus model with BIAS OPC, and worst defocus model with SRAF OPC.

	Utilization (%):		90		80		70		60		50	
	H:V weight		H F/P	V F/P	H F/P	V F/P	H F/P	V F/P	H F/P	V F/P	H F/P	V F/P
130nm	0.9:0.1		4002	92	290	21	2	5	0	0	0	0
	0.7:0.3		5234	60	533	15	5	2	1	0	0	0
	0.5:0.5		5878	54	573	14	10	1	2	0	0	0
90nm	0.9:0.1		4639	82	541	21	10	5	0	0	0	0
	0.7:0.3		5321	70	721	15	11	2	1	0	0	0
	0.5:0.5		6072	43	891	14	14	1	1	0	0	0

**Table 2.** Summary of Forbidden pitch results. Forbidden pitch counts are slightly changed based on different H- vs V-weights.


the worst defocus level. This is estimated by ORC. *SB Count* is the total number of scattering bars or SRAFs inserted in the design. A higher number of SRAFs indicates less through-focus variation and is hence desirable. We use  $c_{fg} = c_{gg} = c_{ff} = 0.33$ ,  $\lambda(a) = \frac{\text{sitewidth}}{10} \times (\text{number of top 200 critical paths passing through cell } a)$  and  $SRCH = 5$ .

Table 2 shows the results of horizontal and vertical forbidden pitches with various H vs V weights. As we expected, increasing weight of HCost results in reducing the number of horizontal forbidden pitch while increasing the number of vertical forbidden pitch. H- and V-forbidden pitch counts are reduced by 94%-100% and 76%-100% for 130nm, and by 96%-100% and 87%-100% for 90nm, respectively. The design with 0.9  $\alpha$


	Utilization (%):		90		80		70		60		50	
	Flow:		Typical	AFCorr	Typical	AFCorr	Typical	AFCorr	Typical	AFCorr	Typical	AFCorr
130nm	# Forbidden		20632	4094	3201	311	2011	7	1421	0	219	0
	# SB		158987	171691	173673	183860	185493	192578	195741	199704	212079	212412
	# EPE		4630	4721	5975	562	4276	15	1732	0	199	0
	Runtime (s)		7821	7902	7876	7934	7913	7973	7998	8013	8021	8121
	GDS (MB)		48.9	48.9	48.8	48.9	48.2	48.4	48.3	48.5	48.2	48.4
	Delay (ns)		4.2	4.6	4.5	4.7	4.5	4.6	4.6	4.9	5.2	5.4
90nm	# Forbidden		22121	4721	4821	562	3812	15	2001	0	321	0
	# SB		115652	128387	139182	14752	153904	156244	164264	165649	182572	182666
	# EPE		7523	1262	4813	532	2131	107	1329	59	163	5
	Runtime (s)		6211	6327	6322	6431	6482	6499	6521	6571	6672	6692
	GDS (MB)		43.1	43.3	43.2	43.3	43.2	43.3	43.7	43.8	44.6	44.8
	Delay (ns)		2.7	2.7	2.6	2.6	2.4	2.47	2.8	2.9	3.1	3.2

**Table 3.** Summary of AFCorr results. Runtime denotes the runtime of SRAF and etch dummy insertion and model-based OPC. The AFCorr perturbation runtime ranges from 2 to 3 minutes for all test cases. GDS size is the post-SRAF OPC data volume.





**Figure 8.** Number of SRAFs with and without AFCorr for each of five different utilizations.



**Figure 9.** Reductions of EPE and forbidden pitches with and without AFCorr for each of five different utilizations.

and 0.1  $\beta$  weights results in the highest reduction in terms of the total forbidden pitch counts and is chosen to evaluate SB count, running time, etc. Figure 8 shows that the total number of SRAFs increases as the utilization decreases, due to increased whitespace between cells. The benefit of the AFCorr decreases with lower utilization because the design already has enough whitespace for SRAF insertion. Due to the additional number of SRAFs inserted there is a small increase in SRAF OPC runtime ( $< 3.6\%$ ) and final data volume ( $< 3\%$ ). Reductions of EPE and forbidden pitch are investigated for each utilization as shown in Figure 9. Forbidden Pitch Count is reduced by 89%-100% in 130nm and 93%-100% in 90nm. EPE Count is reduced by 80%-98% in 130nm and 83%-100% in 90nm. In addition, SB Count improves by 0.1%-7.4% for 130nm and 0%-7.9% for 90nm. Note that these numbers are small as they correspond to the entire layout rather than just the border poly geometries. The change in estimated post-trial route circuit delay ranges from -7% to +11%. All of these results are summarized in Table 3.

## 5. CONCLUSIONS AND ONGOING WORK

In this work, we have extended AFCorr to account for vertical interactions of poly geometries between adjacent cell rows. We obtain a practical and effective approach to achieve assist feature compatibility in physical layouts. AFCorr leads to reduced CD variation and enhanced DOF margin. H- and V-forbidden pitch counts are reduced by 94%-100% and 76%-100% for 130nm, and by 96%-100% and 87%-100% for 90nm, respectively. For H- and V-EPE counts, the reductions of 84%-100% and 76%-100% for 130nm and 88%-100% and 74%-100% for 90nm, are obtained. AFCorr placement perturbation can achieve up to 100% reduction in the number of cell border poly geometries having H- and V-forbidden pitches and EPE violations. We also achieve up to 7.6% increase in the number of inserted scattering bars. The increases of data size, OPC running time and maximum delay overheads of AFCorr are within 3%, 4% and 6% respectively. The runtime of AFCorr placement perturbation is negligible ( $\sim 5$  minutes) compared to the running time of OPC ( $\sim 2.5$  hours).

We are currently engaged in further experimental validation and research. Our ongoing research is in the following directions:

- Restricted design rules are gaining support in the industry. Part of our ongoing work analyzes “correct-by-construction” standard-cell layouts which are always AFCorrect in any placement scenario. We intend to compare such an approach with AFCorr placement perturbation in terms of design as well as manufacturability metrics.
- As AFCorr only affects inter-cell forbidden pitches, its benefit would be larger for designs using smaller sized cells. We intend to further study this dependence by analyzing a variety of testcase designs.

- Certain devices and cells may be able to tolerate more process variation than others in the design. We are investigating techniques to bias the AFCorr solution in favor of such devices to reduce timing and power impact and increase overall parametric yield.
- We are verifying greater advantages of AFCorr that are expected in future technology nodes, e.g., extensions to phase-shift mask cell “composability” and etch dummy optimization.

## REFERENCES

1. International Technology Roadmap for Semiconductors, 2003, <http://public.itrs.net>
2. P. Gupta, A. B. Kahng and C.-H. Park, “Detailed Placement for Improved Depth of Focus and CD Control”, *Proc. Asia and South Pacific Design Automation Conf.*, Jan. 2005, pp. 343-348.
3. P. Gupta and A. B. Kahng, “Manufacturing-Aware Physical Design”, *Proc. IEEE/ACM ICCAD*, November 2003, pp. 681-687.
4. R. Socha, M. Dusa, L. Capodiecici, J. Finders, F. Chen, D. Flagello and K. Cummings, “Forbidden Pitches for 130nm Lithography and Below.” *Proc. SPIE*, Vol. 4000, 2000, pp. 1140-1155.
5. X. Shi, S. Hsu, F. Chen, M. Hsu, R. Socha and M. Dusa, “Understanding the Forbidden Pitch Phenomenon and Assist Feature Placement”, *Proc. SPIE*, Vol. 4689, 2002, pp. 985-996.
6. J. Petersen, “Analytical Description of Anti-scattering and Scattering Bar Assist Features,” *Proc. SPIE*, Vol. 4000, 2000, pp. 77-89.
7. J. Word, S. Zhu and J. Sturtevant, “Assist Feature OPC Implementation for the 130nm Technology Node with KrF and No Forbidden Pitches,” *Proc. SPIE*, Vol. 4691, 2002, pp. 1139-1147.
8. K. Kim, Y. Choi, R. Socha and D. Flagello, “Optimization of Process Condition to Balance MEF and OPC for Alternating PSM,” *Proc. SPIE*, Vol. 4691, 2002, pp. 240-246.
9. A. Wong, R. Ferguson, S. Mansfield, A. Molless, D. Samuels, R. Schuster and A. Thomas, “Level-Specific Lithography Optimization for 1-Gb DRAM,” *IEEE Trans. on Semiconductor Manufacturing*, 13(1), 2000, pp. 76-87.
10. H. Kim, D. Nam, C. Hwang, Y. Kang, S. Woo, H. Cho and W. Han, “Layer Specific Illumination Optimization by Monte Carlo Method,” *Proc. SPIE*, Vol. 5040, 2003, pp. 244-250.
11. F.M. Schellenberg, L. Capodiecici and R. Socha, “Adoption of OPC and the Impact on Design and Layout”, *Proc. IEEE/ACM DAC*, 2001, pp. 89-92.
12. C. Park, Y. Kim, J. Park, K. Kim, M. Yoo and J. Kong, “A Systematic Approach to Correct Critical Patterns Induced by the Lithography Process at the Full-chip Level,” *Proc. SPIE*, vol. 3679, 1999, pp. 622-700.
13. L.W. Liebmann, “Layout Impact of Resolution Enhancement Techniques: Impediment or Opportunity?”, *Proc. IEEE/ACM ISPD*, 2003, pp. 110-117.
14. L. Capodiecici, P. Gupta, A. B. Kahng, D. Sylvester and J. Yang, “Toward a Methodology for Manufacturability Driven Design Rule Exploration”, *Proc. ACM/IEEE DAC*, June 2004, pp. 311-316.
15. Mentor Graphics Calibre RET User’s Manual, Calibre Design Rule Check User’s Manual
16. Cadence Encounter User’s Guide, Encounter Text Command Reference.