MARCO GSRC Calibrating Achievable Design: Bookshelf                UCSD VLSICAD Group 

APlace: A High Quality, Large-Scale Analytical Placer

Andrew B. Kahng, Sherief Reda, Qinke Wang

Last updated: Sep 05, 2005

Contents

I. Introduction
II. Features and Known Limitations
III. Performance Results
IV. Executables
V. Literature

I. Introduction

Analytical placement methods have received increased attention from both academia and industry in recent years. We propose and implement APlace, a general analytical placement framework, which has high solution quality and strong extensibility.

APlace regards global placement as a constrained nonlinear optimization problem: APlace divides the placement area into uniform grids, and seek to minimize certain placement objectives such as total half-perimeter wirelength (HPWL) under the constraint that total module area in every grid is equalized. APlace applies smooth approximations of placement objectives and density control function and solves the constrained optimization problem using the simple Quadratic Penalty method and a Conjugate Gradient solver.

The general APlace framework has been extended to address a variety of placement tasks across many aspects of physical implementation, such as mixed-size placement, timing-driven placement, power-aware placement, voltage-drop-aware placement and I/O-core co-placement, and is shown to be competitive in a wide variety of contexts. Recently, APlace won the First Place at ISPD05 Placement Contest.

We have published six conference papers at ISPD04, ICCAD04, ISPD05, DAC05, ICCD05 and ICCAD05 and a journal version at TCAD05.

II. Features and Known Limitations

III. Performance Results

IV. Executables

V. Literature
  1. A. B. Kahng, and Q. Wang, "Implementation and Extensibility of an Analytic Placer", Proc. ACM/IEEE Intl. Symp. Physical Design, April 2004, pp. 18-25.
  2. A. B. Kahng, and Q. Wang, "An Analytic Placer for Mixed-Size Placement and Timing-Driven Placement", Proc. ACM/IEEE Intl. Conf. Computer-Aided Design, Nov. 2004, pp. 565-572.

  3. A. B. Kahng, and Q. Wang, "Implementation and Extensibility of an Analytic Placer", IEEE Transactions on Computer-Aided Design 24(5) (2005), pp. 734-747.

  4. A. B. Kahng, S. Reda and Q. Wang, "APlace: A General Analytic Placement Framework", Proc. ACM/IEEE Intl. Symp. Physical Design, April 2005, pp. 233-235. (Short Invited, 1st Place of ISPD05 Placement Contest)

  5. Y.-S. Cheon, P.-H. Ho, A. B. Kahng, S. Reda and Q. Wang, "Power-Aware Placement", Proc. Design Automation Conference, 2005, pp. 795-800.

  6. A. B. Kahng, B. Liu and Q. Wang, "Supply Voltage Degradation Aware Placement", Proc. ACM/IEEE Intl. Conf. on Computer Design, October 2005, to appear.

  7. A. B. Kahng, S. Reda and Q. Wang, "Architecture and Details of a High Quality, Large-Scale Analytical Placer", Proc. ACM/IEEE Intl. Conf. on Computer-Aided Design, November 2005,to appear. (Best Paper Nomination)